Reliability challenges in 3D IC packaging technology
نویسنده
چکیده
0026-2714/$ see front matter 2010 Elsevier Ltd. A doi:10.1016/j.microrel.2010.09.031 E-mail address: [email protected] At the moment, a major paradigm change, from 2D IC to 3D IC, is occurring in microelectronic industry. Joule heating is serious in 3D IC, and vertical interconnect is the critical element to be developed. Also reliability concerns will be extremely important. For example, in order to remove heat, a temperature gradient must exist in the packaging. If we assume just a difference of 1 C across a micro-bump of 10 lm in diameter, the temperature gradient is 1000 C/cm which cannot be ignored due to thermomigration. Equally challenging reliability issues are electromigration and stress-migration. Since the 3D IC structure is new, the details of reliability problems are mostly unknown. This paper presents a projection of the reliability challenges in 3D IC packaging technology on the basis of what we have known from flip chip technology. 2010 Elsevier Ltd. All rights reserved.
منابع مشابه
Reliability of key technologies in 3D integration
3D IC packaging offers miniaturization, high performance, low power dissipation, high density and heterogeneous integration. Through-silicon via (TSV) and bonding technologies are the key technologies of 3D IC, and the corresponding reliability has to be well evaluated and qualified before real production applications. This paper reviews the emerging 3D interconnection technologies in worldwide...
متن کاملEffect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests
The microbump (μ-bump) reliability of 3D integrated circuit (3D-IC) packaging must be enhanced, in consideration of the multi-chip assembly, during temperature cycling tests (TCT). This research proposes vehicle fabrications, experimental implements, and a nonlinear finite element analysis to systematically investigate the assembled packaging architecture that stacks four thin chips through the...
متن کاملChallenges in Interconnection and Packaging
Integrated circuit packaging and their testing is well advanced because of the maturity of the IC industry, their wide applications, and availability of industrial inhstructure. [ 1,2] This is not true for MEMS with respect to packaging and testing. It is more difficult to adopt standardized MEMS device packaging for wide applications although MEMS use many similar technologies to IC packaging....
متن کاملSemiconductor Packaging Assembly Technology
This chapter describes the fundamentals of the processes used by National Semiconductor to assemble IC devices in electronic packages. Electronic packaging provides the interconnection from the IC to the printed circuit board (PCB). Another function is to provide the desired mechanical and environmental protection to ensure reliability and performance. Three fundamental assembly flow processes ...
متن کاملThe effects of etching and deposition on the performance and stress evolution of open through silicon vias
In order to embed more functionality and performance into the same design space, 3D IC integration technology is one of the routes towards further miniaturization of ICs and consequently, printed circuit boards. 3D TSV (through silicon via) stacking of wafers or dies requires die-to-die interconnections to conduct electricity and heat. Typically micro bump contacts with solder (e.g. AgSn) and C...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Reliability
دوره 51 شماره
صفحات -
تاریخ انتشار 2011